PIC16F72-I/ML【PDF 8/136 页】IC PIC MCU FLASH 2KX14 28-QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3871

4页 5页 6页 7页 [8页]9页 10页 11页 12页

105

2535J–AVR–08/10

ATtiny13

17.6 Serial Programming

Both the Flash and EEPROM memory arrays can be programmed using the serial SPI bus while

RESET is pulled to GND. The serial interface consists of pins SCK, MOSI (input) and MISO (out-

put). See Figure 17-1.

Figure 17-1. Serial Programming and Verify

Note:

If clocked by internal oscillator there is no need to connect a clock source to the CLKI pin.

After RESET is set low, the Programming Enable instruction needs to be executed first before

program/erase operations can be executed.

Note:

In Table 17-7 above, the pin mapping for SPI programming is listed. Not all parts use the SPI pins

dedicated for the internal SPI interface.

When programming the EEPROM, an auto-erase cycle is built into the self-timed programming

operation (in the Serial mode ONLY) and there is no need to first execute the Chip Erase

instruction. The Chip Erase operation turns the content of every memory location in both the

Program and EEPROM arrays into 0xFF.

Depending on CKSEL fuses, a valid clock must be present. The minimum low and high periods

for the serial clock (SCK) input are defined as follows:

Low: > 2 CPU clock cycles for fck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz

High: > 2 CPU clock cycles for fck < 12 MHz, 3 CPU clock cycles for fck >= 12 MHz

Table 17-7.

Pin Mapping Serial Programming

Symbol

Pins

I/O

Description

MOSI

PB0

Serial Data in

MISO

PB1

Serial Data out

SCK

PB2

Serial Clock

VCC

GND

SCK

MISO

MOSI

RESET

+1.8 - 5.5V

PB0

PB1

PB2

PB5

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式